cloudFPGA (cF) API  1.0
The documentation of the source code of cloudFPGA (cF)
rlb.hpp
Go to the documentation of this file.
1 /*
2  * Copyright 2016 -- 2021 IBM Corporation
3  *
4  * Licensed under the Apache License, Version 2.0 (the "License");
5  * you may not use this file except in compliance with the License.
6  * You may obtain a copy of the License at
7  *
8  * http://www.apache.org/licenses/LICENSE-2.0
9  *
10  * Unless required by applicable law or agreed to in writing, software
11  * distributed under the License is distributed on an "AS IS" BASIS,
12  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13  * See the License for the specific language governing permissions and
14  * limitations under the License.
15  */
16 
17 
30 #ifndef _RLB_H
31 #define _RLB_H
32 
33 #include "../../../NTS/nts.hpp"
34 #include "../../../NTS/nts_utils.hpp"
35 #include "../../../NTS/SimNtsUtils.hpp"
36 
37 
38 
43 void rlb(
44  //------------------------------------------------------
45  //-- MMIO Interface
46  //------------------------------------------------------
47  StsBit *poMMIO_Ready,
48 
49  //------------------------------------------------------
50  //-- UOE / Data Stream Interface
51  //------------------------------------------------------
52  stream<StsBool> &siUOE_Ready,
53 
54  //------------------------------------------------------
55  //-- TOE / Data Stream Interface
56  //------------------------------------------------------
57  stream<StsBool> &siTOE_Ready
58 );
59 
60 #endif
61 
void rlb(StsBit *poMMIO_Ready, stream< StsBool > &siUOE_Ready, stream< StsBool > &siTOE_Ready)
Main process of the Ready Logic Barrier (RLB).
Definition: rlb.cpp:62
ap_uint< 1 > StsBit
Definition: nts_types.hpp:116